Cache memory - PDFSEARCH.IO - Document Search Engine

Cache memory
Results: 1188

#	Item
201	Leveraging Hardware Address Sampling ! Beyond Data Collection and Attribution Xu Liu ! Department of Computer Science Add to Reading List Source URL: charm.cs.illinois.edu Language: English - Date: 2015-05-07 16:33:48 Parallel computing Non-Uniform Memory Access C dynamic memory allocation Cache C Addressing mode CPU cache Memory hierarchy Computing Computer memory Computer programming
202	Maximizing the power of the Cell Broadband Engine processor: 25 ti... http://www-128.ibm.com/developerworks/power/library/pa-celltips1/ Maximizing the power of the Cell Broadband Engine processor: 25 tips to optimal app Add to Reading List Source URL: moss.csc.ncsu.edu Language: English - Date: 2007-02-19 16:22:58 Central processing unit Cell Digital signal processing Classes of computers Computer memory SIMD Data structure alignment CPU cache Instruction set Computing Computer architecture Computer hardware
203	Oblivious Algorithms for Multicores and Network of Processors ? Rezaul Alam Chowdhury1 , Francesco Silvestri2 , Brandon Blakeley1 , and Vijaya Ramachandran1 1 Add to Reading List Source URL: www.itu.dk Language: English - Date: 2015-01-07 05:01:32 Computer hardware Analysis of algorithms Applied mathematics Cache-oblivious algorithm Digital signal processing CPU cache Cache algorithms Parallel computing Algorithm Cache Computing Computer memory
204	Fast Checkpoint Recovery Algorithms for Frequently Consistent Applications Tuan Cao, Marcos Vaz Salles, Benjamin Sowell, Yao Yue, Alan Demers, Johannes Gehrke, Walker White Cornell University Ithaca, NY 14853, USA Add to Reading List Source URL: www.diku.dk Language: English - Date: 2012-09-22 10:16:47 Fault-tolerant computer systems Computer hardware Computer memory Database management systems Application checkpointing Transaction processing Parallel computing Transaction processing system CPU cache Computing Concurrency control Data management
205	Cache-Oblivious Simulation of Parallel Programs Andrea Pietracaprina, Geppino Pucci, and Francesco Silvestri Department of Information Engineering, University of Padova, Italy {capri,geppo,silvest1}@dei.unipd.it Abstrac Add to Reading List Source URL: www.itu.dk Language: English - Date: 2015-01-07 05:01:30 Analysis of algorithms Cache Computer memory Computational complexity theory Cache-oblivious algorithm CPU cache Fast Fourier transform Time complexity Parallel computing Theoretical computer science Applied mathematics Mathematics
206	Cache-Oblivious Simulation of Parallel Programs Andrea Pietracaprina Geppino Pucci Francesco Silvestri Add to Reading List Source URL: www.itu.dk Language: English - Date: 2015-01-07 05:01:28 Models of computation Analysis of algorithms Cache-oblivious algorithm CPU cache Locality of reference Parallel computing Cache Computer memory Computing
207	The Bw-Tree: A B-Tree On Steroids Justin Levandoski David Lomet Sudipta Sengupta The Bw-Tree: What is it? Add to Reading List Source URL: hpts.ws Language: English - Date: 2013-10-01 05:37:38 Information Non-volatile memory Flash memory B-tree Pointer Address space Database index Trie Cache Computing Computer memory Data
208	MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCEComputation Structures Fall 2006 Quiz #4: November 17, 2006 Name Add to Reading List Source URL: 6004.csail.mit.edu Language: English - Date: 2012-02-21 10:13:31 Computer memory Central processing unit CPU cache Cache Virtual address space Page table Lookup table Virtual memory Computing Computer hardware
209	Notes on The Chinn-Ito Financial Openness Index 2013 Update May 1, 2015 Hiro Ito () Add to Reading List Source URL: web.pdx.edu Language: English - Date: 2015-05-01 01:12:44 Memory hierarchy Cache Dynamic random-access memory CAS latency Random-access memory Locality of reference CPU cache Computer memory Computer hardware Computing
210	EN164: Design of Computing Systems Lecture 25: Memory Systems 1 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering Add to Reading List Source URL: scale.engin.brown.edu Language: English - Date: 2014-03-23 13:26:57 Memory hierarchy Cache Dynamic random-access memory CAS latency Random-access memory Locality of reference CPU cache Computer memory Computer hardware Computing

UPDATE